0.525μm>sup<2>/sup<6T-SRAM Bit Cell using 45nm Fully-Depleted SOI CMOS Technology with Metal gate, High K Dielectric and Elevated Source/Drain on 300mm wafers.