A Pulse Shrinking-Based Test Solution for Prebond Through Silicon Via in 3-D ICs
IEEE transactions on computer-aided design of integrated circuits and systems（2019）
关键词
3-D integrated circuits (3-D ICs),leakage fault,open fault,pulse shrinking,through silicon via (TSV)
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要