An 80 Nm 4 Gb/S/Pin 32 Bit 512 Mb Gddr4 Graphics Dram with Low Power and Low Noise Data Bus Inversion

IEEE JOURNAL OF SOLID-STATE CIRCUITS（2008）

引用 79|浏览69

暂无评分

关键词

analog majority voter,data bus inversion,duty cycle corrector,graphics DRAM,single-ended signaling,V-ref calibration

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要