Resistive Memory Process Optimization for High Resistance Switching Toward Scalable Analog Compute Technology for Deep Learning

Y. Kim,S.-C. Seo,S. Consiglio,P. Jamison, H. Higuchi,M. Rasch,E. Y. Wu,D. Kong,I. Saraf,C. Catano,R. Muralidhar,S. Nguyen, S. DeVries,O. Van der Straten, M. Sankarapandian,R. N. Pujari, A. Gasasira, S. M. Mcdermott,H. Miyazoe, D. Koty, Q. Yang, H. Yan,R. Clark,K. Tapily,S. Engelmann,R. R. Robison, C. Wajda,A. Mosden, T. Tsunomura, R. Soave,N. Saulnier,W. Haensch, G. Leusink, P. Biolsi,V. Narayanan,T. Ando

IEEE Electron Device Letters(2021)

引用 5|浏览56
暂无评分
摘要
We demonstrate a novel process for building a Resistive RAM (ReRAM) stack which reduces the forming voltage ( $\text{V}_{\textit {form}}$ ) and increases the switching resistance, both characteristics that are important ingredients for the use of ReRAM in scalable analog compute for AI. Utilizing this process, we explore analog switching characteristics above 100k $\Omega $ and demonstrate 4-bit ...
更多
查看译文
关键词
Resistance,Reservoirs,Plasmas,Switches,Electrodes,Hafnium oxide,Standards
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要