基本信息
浏览量:2
职业迁徙
个人简介
Thomas Ernst (S'99–A'00–M'03) received the M.Sc. and Ph.D. degrees from the National Polytechnics Institute of Grenoble, Grenoble, France, in 1997 and 2000, respectively.
From 1997 to 2000, he worked on advanced silicon-on-insulator (SOI) low-voltage and low-power CMOS electrical characterization, simulation, and modeling with L'Institut de Microélectronique, Électromagnétisme et Photonique Laboratory and STMicroelectronics. He then joined CEA–Laboratoire d'Electronique et de Technologie de l'Information (LETI), MINATEC, Grenoble, to develop novel strained-channel CMOS architectures for the 32-nm technology, where, particularly, he was leading strained SOI and SiGeOI CMOS integration. Since 2005, he has been in charge of 3-D stacked-channel CMOS device developments with LETI. His expertise is in the area of novel CMOS device fabrication technology and short-channel device analytical modeling and electrical characterization. He is the author or coauthor of over 75 technical journal papers and communications at international conferences on CMOS device integration, modeling, and characterization.
Dr. Ernst has been a European Solid State Device Research Conference committee member since 2005.
研究兴趣
论文共 197 篇作者统计合作学者相似作者
按年份排序按引用量排序主题筛选期刊级别筛选合作者筛选合作机构筛选
时间
引用量
主题
期刊级别
合作者
合作机构
Biosensorsno. 10 (2023): 908-908
J.-R. Léquepeys, M. Duranton, S. Bonnetier, S. Catrou,R. Fournel,T Ernst, L. Hérault, D. Louis, A. Jerraya, A. Valentian, F. Perruchot, T. Signamarcheix,
L. Capua,Y. Sprunger,H. Elettro, A. Grammoustianou, R. Midahuen,T. Ernst,S. Barraud, R. Gill,A.M. Ionescu
2021 IEEE International Electron Devices Meeting (IEDM)pp.16.2.1-16.2.4, (2021)
Electronic Device Architectures for the Nano-CMOS Era (2019)
加载更多
作者统计
合作学者
合作机构
D-Core
- 合作者
- 学生
- 导师
数据免责声明
页面数据均来自互联网公开来源、合作出版商和通过AI技术自动分析结果,我们不对页面数据的有效性、准确性、正确性、可靠性、完整性和及时性做出任何承诺和保证。若有疑问,可以通过电子邮件方式联系我们:report@aminer.cn