A Synthesizable Digital Frequency-Locked Loop Widely Tunable Up to 640 MHz in 130 Nm CMOS

Dejan D. Petković, Ðorđe S. Gačić, Marijana R. Gavrilović Božović,Vladimir M. Milovanović

2024 11th International Conference on Electrical, Electronic and Computing Engineering (IcETRAN)（2024）

Cited 0|Views1

Key words

Frequency-locked loop,digitally controlled oscillator,clock generator,synthesizable,CMOS technology,PID controller,metastability

AI Read Science

Must-Reading Tree

Example

Generate MRT to find the research sequence of this paper

Chat Paper

Summary is being generated by the instructions you defined