TransPlace: A Scalable Transistor-Level Placer for VLSI Beyond Standard-Cell-Based Design
Asia and South Pacific Design Automation Conference（2024）
关键词
Design Flow,Electronic Design Automation,Bounding Box,Local Setting,Adjacent Positions,Local Constraints,Cell Library,Technology Node,Empty Sites,Total Cell Area,Candidate Locations,Place Constraints,Cell Confinement
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要