谷歌浏览器插件
订阅小程序
在清言上使用

Hardware acceleration of complex HEP algorithms with HLS and FPGAs: Methodology and preliminary implementation

COMPUTER PHYSICS COMMUNICATIONS(2024)

引用 1|浏览18
暂无评分
摘要
The amount of data coming from modern acquisition systems, especially working in extreme experimental conditions, is significantly rising over the years. Combined with complex algorithms, the computation time and power consumption are considerably increasing. The issue usually occurs in many world laboratories, such as CERN, Brookhaven National Laboratory, GSI Helmholtzzentrum fur Schwerionenforschung, and tokamak devices (JET, WEST, MAST, and more). Often well verified, but legacy codes are used as a main computational engine, resulting in weak performance unsuitable for current needs. The paper presents a methodology to appropriately adapt the legacy C/C++ high-energy physics (HEP) algorithms for computation acceleration using FPGAs, which may improve the designing of real-time systems based on verified codes. The main idea is to separate the HLSFPGA code work areas between groups of experts: physicists and electronics. The methodology consists of several parts: interfacing, storage, verification methods, defining the algorithm and data structures, program refactoring in the scope of CPU and FPGA, performance and results analysis, FPGA verification methods, FPGA performance estimation, and automatization of the process. The methodology has been successfully tested by implementing a legacy, complex HEP algorithm for femtoscopy correlations in the HLS framework for FPGA. It works with extensive input data from international experiments, like STAR at RHIC. The implementation and verification were done successfully on the FPGA hardware platform. Following the methodology results in a clearer to analyze and debug HEP code than a machine-generated version by tools. We also confirmed that it is possible to make a working, HLS-compliant program designed by non-FPGA experts. Using the modern implementation tools, FPGA resource usage is low despite unoptimized syntax. It gives a large field for further significant optimizations and good performance. The proposed approach should be interesting to introduce in devices like tokamaks, synchrotrons, and similar, where the real-time monitoring of the experimental processes is essential.
更多
查看译文
关键词
Field programmable gate array (FPGA),High-level synthesis (HLS),High energy physics (HEP),Hardware computation acceleration,Distributed data acquisition systems (d-DAQ),High-performance computing (HPC)
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要