Critical Threshold Limit for Effective Solder Void Size Reduction by Vacuum Reflow Process for Power Electronics Packaging
IEEE Transactions on Components, Packaging and Manufacturing Technology（2023）
关键词
Full factorial design of experiment (DOE),packaging assembly,power MOSFET,solder void,vacuum reflow,voidless
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要