Timing Variability-Aware Analysis and Optimization for Variable-Latency Designs
IEEE Transactions on Very Large Scale Integration (VLSI) Systems（2022）
关键词
Clocks,Logic gates,Delays,Throughput,Optimization,Aging,Reliability engineering,Gate sizing,process variation (PV),timing analysis,timing variability,variable-latency design (VLD)
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要