Smart-Redundancy: an Alternative SEU/SET Mitigation Method for FPGAs.
International Symposium on Circuits and Systems（2021）
Key words
FPGA,SEU,SET,Rad-Hard,Redundancy
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined