A Fast Locking 5.8–7.2-Ghz Fractional-N Synthesizer with Sub-2-us Settling in 22-Nm FDSOI
IEEE solid-state circuits letters（2020）
Key words
All-digital PLL (ADPLL),digitally controlled oscillator,fractional-N synthesizer,lock time
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined