An Extrinsic Device and Leakage Mechanism in Advanced Bulk FinFET SRAM
IEEE Transactions on Very Large Scale Integration (VLSI) Systems（2019）
Key words
Drain-induced barrier lowering,local layout effect,static noise margin,SRAM,standby leakage,static power,statistics,technology scaling,variation,Vmin,write margin,yield
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined