A 4 GHz Phase Locked Loop Design in 65 Nm CMOS for the Jiangmen Underground Neutrino Observatory Detector
Journal of instrumentation(2018)
Key words
Analogue electronic circuits,Front-end electronics for detector readout,VLSI circuits
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined