An FPGA-based Acceleration Methodology and Performance Model for Iterative Stencils
IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum（2018）
关键词
Performance Model,Dataflow Architectures,Iterative Stencil Algorithm,FPGA
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要