Monitoring gate and interconnect delay variations by using ring oscillators
VLSI Design, Automation and Test（2011）
Key words
delays,elemental semiconductors,failure analysis,integrated circuit interconnections,oscillators,process monitoring,silicon,si,defect diagnosis analysis,diagnosis tools,interconnect delay variations,low-yield problem,monitoring gate,physical failure analysis,ring oscillators,ring oscillator,metals
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined