A 148ps 135mw 64-Bit Adder with Constant-Delay Logic in 65nm CMOS
Proceedings of the IEEE 2012 Custom Integrated Circuits Conference（2012）
关键词
CMOS logic circuits,adders,CD logic,CMOS process,complex logic functions,constant delay,constant-delay logic,critical path,dynamic logic,logic expressions,power 135 mW,single-cycle Ling adder,size 65 nm,word length 64 bit
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要