FinFET resistance mitigation through design and process optimization
Hsinchu(2009)
Key words
mosfet,circuit cad,finfet,design optimization,parasitic resistance,process optimization,resistance mitigation,size 22 nm,size 45 nm,process design,silicon,electrostatics,logic gates,doping,hafnium,3 dimensional,parasitic capacitance,contact resistance,degradation,immune system
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined