谷歌浏览器插件
订阅小程序
在清言上使用

A Multi-Standard Low Power 1.5-3.125 Gb/s Serial Transceiver in 90nm CMOS

D. A. Yokoyama-Martin,K. Krishna, J. Stonick, A. Caffee, E. Kolet Gamble,C. Jones, J. McNeal, J. Parker,R. Segelken, J. Sonntag, K. Umino, J. Upton,D. Weinlader,S. Wolfer

IEEE Custom Integrated Circuits Conference(2006)

引用 5|浏览9
暂无评分
关键词
CMOS integrated circuits,low-power electronics,transceivers,1.2 V,1.5 to 3.125 Gbit/s,38.7 to 44 GHz,45 mW,90 nm,TSMC,clock module,dual gate CMOS,low power,multi standard,serial transceiver,wirebond testchip
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要