Ternary logic dynamic CMOS comparators
EQUIPMENT MANUFACTURING TECHNOLOGY AND AUTOMATION, PTS 1-3(2011)
摘要
In this paper, a new method of ternary logic circuit design is developed. It's proposed that two types of static ternary CMOS comparators and three types of dynamic CMOS comparators, designed by new method, with low transistor count, high speed and low power consumption. The proposed comparators are the rearrangement and reordering of transistors in the evaluation block of a dynamic cell. These ternary comparators can be used as equality comparators, mutual comparators and zero/one/two detectors, which are widely used in build in self test and memory testing.
更多查看译文
关键词
Dynamic CMOS,ternary logic,equality comparator,mutual comparator,zero/one/two detector
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要