High Level Design Validation: Current Practices and Future Directions.

This paper describes about the increasing complexity of VLSI design, time to market pressures. The two major paradigms to address the difficulties currently being faced by industry are: (1) the use of higher levels of design abstraction and (2) efficient and seamless design reuse. Current industrial practices and academic research in design verification and validation are also discussed.