A High-Performance 2-D Inverse Transform Architecture For The H.264/Avc Decoder
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11(2007)
摘要
In this paper, a high-performance 2-D inverse transform architecture for the H.264/AVC decoder is proposed. The proposed architecture utilizes the block multiplication and permutation matrices. By applying permutation matrices, the IDCT matrix is regularized and the inverse Hadamard transform is merged into IDCT with a minor modification.The proposed architecture eliminates the data transpose register array to make the 2-D direct transform possible with the minimum latency of one clock cycle. When comparing the proposed design with existing designs, the proposed design has over 22% higher throughput for computing IDCT and inverse Hadamard transform. It also owns over 62% higher hardware efficiency through the measure of DTUA for computing IDCT and inverse Hadamard transform.
更多查看译文
关键词
hardware,error correction,throughput,registers,decoding,computer architecture
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要