Deterministic High Density Packet-Buffer System for Low Cost Network Systems
Advanced Information Networking and Applications（2012）
关键词
router system,500-byte packet-length,network systems,dram architecture,hybrid architecture,large number,head buffer architecture,zero-packet loss,deterministic high density packet-buffer,low cost,complex memory management,experimental board,byte packet-length,field programmable gate array,memory management unit,field programmable gate arrays,memory management,qos,generators,quality of service,mmu,packet loss
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要