谷歌浏览器插件
订阅小程序
在清言上使用

Design and Implementation of 3–bit Calculator for an ALU Using Vertical and Crosswise Multiplication

Suresh Rasappan, Gunasekaran Thangavel, S. Rafeek Ahmed, S. Ahamed Nishath.,Musab A. M. Ali,Nooritawati Md Tahir

2023 IEEE 13th International Conference on Control System, Computing and Engineering (ICCSCE)(2023)

引用 0|浏览2
暂无评分
摘要
This paper presents a comprehensive endeavor focused on the construction and advancement of a 3-bit calculator designed for an Arithmetic Logic Unit (ALU). The primary method is the incorporation of both vertical and crosswise multiplication techniques. These techniques are harnessed to facilitate the multiplication of 3-bit values, employing foundational arithmetic operations as the cornerstone of the calculator’s functionality. The research delves into the utilization of software-driven methodologies to achieve this goal. This pivotal software component necessitates the development of a high-level programming language program. This program establishes a seamless interface with a digital circuit boasting logic gates, instrumental in the execution of intricate arithmetic operations. This software implementation is meticulously realized through the proficient employment of the Proteus Design Suite. Furthermore, this study ventures into a comparative analysis of the crosswise and vertical multiplication methods. This empirical investigation endeavors to ascertain the optimal approach for the calculator’s design. By rigorously probing the effectiveness and efficiency of both methods, the research endeavors to unveil the most potent design avenue.
更多
查看译文
关键词
3-bit,ALU,GATE circuit
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要