Private cache partitioning: A method to reduce the off-chip missrate of concurrently executing applications in Chip-Multiprocessors
ICCRD), 2011 3rd International Conference(2011)
摘要
When there are several application running on Chip-Multiprocessors (CMPs), it is a problem to allocate the on-chip cache capacities between these competing applications. Cache partitioning is commonly used to solve this problem. Existing cache partitioning schemes either dedicate to the shared design or partition the last level cache depending on limited memory information. This paper presents Private Cache Partitioning, a low-overhead, runtime mechanism that partitions all of the private low level caches which are organized as a large shared cache by a distributed directory. The experiment results show that PCP reduces the overall missrate of competing applications and improves the throughput as well as the weighted speedup.
更多查看译文
关键词
cache storage,microprocessor chips,pcp,chip-multiprocessors,distributed directory,off-chip missrate reduction,on-chip cache capacities,private cache partitioning scheme,chip-multiprocessor,dce,private cache,private cache partitioning,measurement,hardware,coherence,benchmark testing,system on a chip
AI 理解论文
溯源树
样例
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要