Low-Power Dynamic Memory Word Line Decoding for Static Random Access Memories
Solid-State Circuits, IEEE Journal of(2008)
Abstract
Conventional memory address decoders based on static CMOS gates incur high clock loading and unnecessary power dissipation in unselected banks. This paper presents a dynamic word line decoder which is fast, has reduced active and leakage power dissipation, and also enables faster race-free sense timing. In a multi-bank memory array with sixteen decoders, the energy-delay product of the dynamic decoder is 66% lower than a low-power static version. The design leverages the predictability of dynamic circuits to provide significant decoder leakage reduction in unselected banks. The dynamic decoder has been fabricated on a 90 nm bulk CMOS process. The measured test chip address to word line delay is 170 ps at 1.5 V and the measured leakage reduction is over 20x at V DD greater than 0.8 V.
MoreTranslated text
Key words
CMOS memory circuits,decoding,integrated circuit testing,low-power electronics,random-access storage,bulk CMOS process,conventional memory address decoders,decoder leakage reduction,energy-delay product,high clock loading,leakage power dissipation,low-power dynamic memory word line decoding,low-power static version,measured test chip,multibank memory array,race-free sense timing,size 90 nm,static CMOS gates,static random access memories,time 170 ps,voltage 1.5 V,Address decoder,dynamic circuits,leakage reduction,power dissipation,static random access memory
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined