Applying Verification Intention for Design Customization Via Property Mining under Constrained Testbenches
ICCD(2011)
摘要
Most synthesis tools perform optimizations based on the design itself and do not utilize the information present in the verification environment. Not using such information greatly limits the optimization capabilities of synthesis tools, which is especially serious for circuit customization because most environment constraints are encoded in the testbench. To exploit verification intention, we propose a methodology that utilizes functional assertions for design optimization. To support circuit customization, we also propose a property mining technique that can extract properties from the design under the constraints in the testbench. Our experimental results show that these methods can reduce design size after synthesis, and the optimization is orthogonal to other existing circuit customization methods.
更多查看译文
关键词
circuit customization,synthesis tool,design optimization,design size,existing circuit customization method,optimization capability,environment constraint,information present,verification environment,verification intention,design customization,property mining
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要