A Two-Step Time-to-Digital Converter With 5.6-ps Resolution and 1-4255-s Measurement Range

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS(2024)

引用 0|浏览2
暂无评分
摘要
This brief presents a two-step coarse-fine time -todigital converter (TDC) for ultrasonic flowmeter applications. To achieve a high resolution with a low frequency reference clock, a 7.7 -MHz reference frequency is multiplied by 32 times using a multiplying delay-locked loop (MDLL) to generate a high -speed internal clock for coarse quantization. The resulting residual time error after coarse quantization is pulse-stretched and finely quantized. A cost-effective calibration scheme is proposed to ensure the PVT robustness of the pulse stretching circuit. The proposed TDC is realized in a 0.11 mu m/1.5V CMOS technology. It achieves a resolution of 5.6ps with a wide input range from 1 to 4255 mu s. The core TDC circuit occupies 0.065 mm2 and consumes 1.8mW. The measured differential nonlinearity and integral nonlinearity is +/- 3.1ps and +/- 59.7ps respectively.
更多
查看译文
关键词
Clocks,Ultrasonic variables measurement,Quantization (signal),Delays,Acoustics,Detectors,Charge pumps,Time-to-digital converter (TDC),multiplying delay-locked loop (MDLL),pulse stretching,ultrasonic flowmeter
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要