Multi-Chiplet Implementation of a Replaceable Integrated Chiplet (PINCH) Assembly

Michael A. Nieves Calderon, Shane Oh, Jonathan R. Brescia,Muhannad S. Bakir

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY(2024)

引用 0|浏览1
暂无评分
摘要
With the continuous growth of disaggregated systems, a need for new modular platforms to facilitate integration arises. A rePlaceable INegrated CHiplet (PINCH) assembly technology withthe capability for reassembly, upgradeability, testing, and prototyping systems of multiple chiplets at once is presented. PINCH consists of asocket platform, positive self-alignment structures (PSAS), compressible micro interconnects (CMIs), and an interposer for die-to-die connectivity. The substrate-agnostic PSAS-to-PSAS self-alignment technology allows us to achieve sub-micrometer alignment accuracy without the need for advanced alignment equipment. CMIs are nonpermanent compliant OFF-chip electrical interconnects with the capability of compensating for height differences and nonuniform assembly force. 2-D arrays of 33x33150 mu m pitch CMIs are tested using the PINCH assembly platform and four-wire resistance measurements are reported. The total I/O count comes to 1089 per die. Single-chiplet and multi-chiplet implementations of PINCH are discussed. The total average resistance between chiplets was 113.8 mfor the single-chiplet assembly and 127.7 mfor the multi-chiplet assembly
更多
查看译文
关键词
Chiplet-level sockets,chiplets,compliant interconnects,die-level sockets,heterogeneous integration,integrated circuit (IC) socket,OFF-chip interconnects,self-alignment,system-in-package (SIP),test sockets
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要