Design of Dual-Channel Frequency Memory and Retransmission Module Based on $\text{AXI}4+\text{DDR}3$

Jun Jiang, Wei Xiang, Jiangjun Fan,Hao Zeng,Lianping Guo,Cong Hu

2023 IEEE 16th International Conference on Electronic Measurement & Instruments (ICEMI)(2023)

引用 0|浏览0
暂无评分
摘要
Digital Radio Frequency Memory (DRFM) is one of the key technologies that allow the radar system to accomplish electromagnetic interference. The dual-channel frequency memory and retransmission module with 5GSPS sampling rate, which is built in the “ADC + FPGA + dual DAC” hardware architecture, combines the multiport memory architecture of $\text{AXI}4+\text{DDR}3$ and the internal BRAM resources of FPGA, and it is logically designed to be a dual-channel module with one receiving port and two transmission ports. The two channels are mutually independent and controllable and can support fast retransmission and deep memory of DRFM. Fixed delay and automatic delay are realized in the $1\mu\mathrm{s}\sim 100\text{ms}$ range, with delay resolution <10ns.
更多
查看译文
关键词
digital radio frequency memory,frequency memory and retransmission,DDR3,AXI4,dual-channel
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要