Moore's Law in the Era of Polylithic Integration

In recent years, the field of packaging has taken center stage as the semiconductor industry pursues ever more energy efficient, high-performance, and low-cost electronic systems. While the field of packaging is undergoing revolutionary technology advances today, there is little doubt that packaging in the new era of Moore's Law will offer extreme levels of die integration/bonding and begin to blur the boundary between on- and off-chip connectivity (especially in 3D architectures) due to ever denser physical I/O interfaces/bonds. This new form of ‘packaging’ is often referred to as ‘Heterogeneous Integration’ or HI today. A common goal for HI is to enable the interconnection of multiple dice (or “chiplets”) of various functionalities in a manner that approaches monolithic-like performance yet utilizes advanced off-chip interconnects and packaging/assembly to provide flexibility in IC fabrication and design, improved scalability, reduced development time, and reduced cost. In this presentation, we will discuss Georgia Tech's 2.5D and 3D HI technologies, with focus on stitch-chip technology and SiO2 reconstituted ‘sea-of-chiplets’ tiers. Design considerations in emerging 3D HI will also be discussed.