Pod-racing: bulk-bitwise to floating-point compute in racetrack memory for machine learning at the edge

IEEE Micro(2022)

引用 0|浏览7
暂无评分
摘要
Convolutional neural networks (CNNs) have become a ubiquitous algorithm with growing applications in mobile and edge settings. We describe a compute-in-memory (CIM) technique called POD-RACING using Racetrack memory (RM) to accelerate CNNs for edge systems. Using transverse read, a technique that can determine the number of “1”s in multiple adjacent domains, POD-RACING can efficiently implement multioperand bulk-bitwise and addition computations, and two-operand multiplication. We discuss how POD-RACING can implement both variable precision integer and floating point arithmetic using digital CIM. This allows both CNN inference and on-device training without expensive data movement to the cloud. Based on these functions we demonstrate the implementation of several CNNs with backpropagation using RM CIM and compare these to the state-of-the-art implementations of CNN inference and training. During training, POD-RACING improves efficiency by 2×, energy consumption by $\geq$≥27%, and increases throughput by $\geq$≥18% versus a state-of-the-art field-programmable gate array accelerator.
更多
查看译文
关键词
Floating-point arithmetic,Nanowires,Field programmable gate arrays,Random access memory,Convolutional neural networks,Common Information Model (computing),Edge computing,Machine learning
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要