A Dynamic Latched Comparator For Low Supply Voltage Applications

POWER-EFFICIENT HIGH-SPEED PARALLEL-SAMPLING ADCS FOR BROADBAND MULTI-CARRIER SYSTEMS(2015)

引用 1|浏览2
暂无评分
摘要
The comparator is a key building block for applications where digital information needs to be recovered from analog signals, such as analog-to-digital (A/D) converters, I/O data receivers, memory bit line detectors, etc. The trend of achieving both higher speed and lower power consumption in these applications makes dynamic latch comparators very attractive, as they achieve fast decisions by strong positive feedback [1] and have no static power consumption. This appendix presents a dynamic latched comparator suitable for applications with very low supply voltage [2].
更多
查看译文
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要