A 0.5-To-9.5ghz 1.2 Mu S-Lock-Time Fractional-N Dpll With +/- 1.25% Ui Period Jitter In 16nm Cmos For Dynamic Frequency And Core-Count Scaling In Soc
2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC)(2016)
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要