A 26GHz Fractional-N Digital Frequency Synthesizer Leveraging Noise Profiles of Three Functional Stages

Seongun Bae,Minseob Lee,Hwasuk Cho,Jae-Yoon Sim

IEEE Transactions on Circuits and Systems II: Express Briefs（2021）

引用 1|浏览2

暂无评分

摘要

This work presents a low-noise millimeter-wave fractional-N digital frequency synthesizer architecture. It is formed by cascading an injection-locked frequency multiplier, an open-loop digital frequency synthesizer and an integer-N LC digital phase-locked loop. Though the individual blocks are not novel, the combination synergically achieves a stable low-noise performance by leveraging the merits ...

查看译文

关键词

Phase locked loops,IIR filters,Frequency synthesizers,Oscillators,Timing,Phase noise,Jitter

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要