From Design to System-Technology optimization for CMOS

Scaling CMOS can only be enabled with fundamental architecture innovations both at device level as well at the SoC level. Forksheet and its extension to VHV, CFET and 2D channel devices are needed to maintain core logic performance but System-level innovations leading to memory partitioning and backside interconnect are needed to maintain SoC scaling.