Using the MSET Device to Counteract Power-Analysis Attacks

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY(2020)

引用 1|浏览20
暂无评分
摘要
One pivotal countermeasure in dealing with side-channel power analysis attacks is to maintain the signal-to-noise ratio of the power readings associated with the target as data-independent and as low as possible, in order to limit the attacker's ability to deduce meaningful information from the target. The following study shows that the MSET (Multiple-State Electrostatically-Formed Nanowire Transistor) device achieves these two desired outcomes by virtue of its low-power characteristics, therefore having an inherent advantage in terms of side channel attacks over prevalent technologies. This advantage is tested with an SRAM cell and a memory register. Using correlation metrics, the correlation coefficient of the Hamming distance to the power dissipation in the register - at the adversary's point of observation - is shown to be close to zero over multiple power traces, when the register is implemented in MSET technology.
更多
查看译文
关键词
Silicon-on-insulator, Logic gates, Power demand, MOSFET, Resistors, MSET, power-analysis attacks, side-channel attacks, low-power transistors
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要