A fully-digital phase modulator with phase calibration loop for high data-rate systems

2017 International SoC Design Conference (ISOCC)(2017)

引用 0|浏览4
暂无评分
摘要
This paper presents a digital phase modulator for wide bandwidth polar transmitters. It adopts a digital-to-time converter (DTC) and high-speed phase calibration loop that improves sampling rate for the same phase resolution. The DTC consists of a chain delay line with different delay cells to generate a small phase. A feedback loop based on a novel time-to-digital converter (TDC) nested inside the phase modulator sets the DTC output phase accurately across the range of input digital code as well as over process, voltage, and temperature. By using the TDC-based feedback loop, the proposed phase modulator can achieve high sampling rate and small phase resolution. The phase modulator achieves 0.72 degree phase resolution and 40 MS/s sampling rate while consuming 8 mW of power. This phase modulator is implemented in a 180 nm CMOS technology and occupies 0.3 mm 2 .
更多
查看译文
关键词
All digital polar transmitter,digital-to-time converter,phase modulator,phase resolution
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要