A 8mW-RX/113mW-TX, Sub-GHz SoC with time-dithered PA ramping for LPWAN applications.

Hasan Gul,Jac Romme,Paul Mateman,Johan Dijkhuis,Xiongchuan Huang,Cui Zhou,Benjamin Busze,Gert-Jan van Schaik,Elbert Bechthum,Ming Ding,Arjan Breeschoten,Yao-Hong Liu,Christian Bachmann,Guido Dolmans,Kathleen Philips

ESSCIRC 2017 - 43RD IEEE EUROPEAN SOLID STATE CIRCUITS CONFERENCE（2017）

引用 24|浏览126

暂无评分

摘要

This work presents a fully-integrated sub-GHz radio System on Chip (SoC) for Low-Power Wide-Area Networks (LPWAN) and Internet of Things (IoT) applications. The receiver (RX) achieves 77dB blocker rejection and - 106dBm sensitivity at 50kbps. The transmitter (TX) features a Switched-Capacitor Power Amplifier (SCPA) that delivers 13.5dBm output power. To fulfil stringent Japanese emission regulation, a novel digitally time-dithered SCPA ramping technique is proposed. The presented RX and TX consume 8mW and 113mW, respectively, from a supply as low as 1.2V.

查看译文

关键词

Radio Transceivers,Internet of Things,ZigBee,Sub-GHz,System on Chip,LPWAN,Ultra-Low Power

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要