A Pvt Resistant Coarse-Fine Time-To-Digital Converter

2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS)(2017)

引用 28|浏览14
暂无评分
摘要
This paper presents a fine-coarse time interval measurement scheme which is resilient to the variations of process, voltage, and temperature (PVT). Two Delay Locked Loops (DLLs) have been utilized to minimize the effects of PVT on the measured time intervals. A two-step time-to-digital converter is designed to ensure a high-resolution measurement over a wide dynamic range. The proposed scheme has been implemented using CMOS 65nm technology. Simulation results using ADS tools indicate that the measurement resolution varies by less than 0.12ps with +/- 15% variations of power supply voltage. The proposed method also presents a robust performance against process and temperature variations. The measurement resolution changes by few femtoseconds from slow to fast corners for process variations and it varies by a maximum of 0.1ps with changes from -40 degrees C to + 100 degrees C in temperature.
更多
查看译文
关键词
PVT resistant, high-resolution time interval measurement, time-to-digital converter (TDC), Vernier TDC
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要