Performance and Energy Aware Inhomogeneous 3D Networks-on-Chip Architecture Generation.

IEEE Transactions on Parallel and Distributed Systems(2016)

引用 42|浏览43
暂无评分
摘要
Recently, Through-Silicon-Via (TSV) has been more popular to provide faster inter-layer communication in three-dimensional Networks-on-Chip (3D NoCs). However, the area overhead of TSVs reduces wafer utilization and yield which impact design of 3D architectures using a large number of TSVs such as homogeneous 3D NoCs topologies. Also, 3D routers require more memory and thus they are more power hun...
更多
查看译文
关键词
Three-dimensional displays,Routing,Through-silicon vias,Computer architecture,Algorithm design and analysis,Topology,Heuristic algorithms
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要