Reducing power with activity trigger analysis
MEMOCODE(2015)
摘要
In this paper we propose and implement a methodology for power reduction in digital circuits, closing the gap between conceptual (by designer) and local (by EDA) clock gating. We introduce a new class of coarse grained local clock gating conditions and develop a method for detecting such conditions and formally proving their correctness. The detection of these conditions relies on architecture characterization and statistical analysis of simulation, all done at the RTL. Formal verification is performed on an abstract circuit model. We demonstrate a significant power reduction from 33 to 40% of total power on a clusterized circuit design for video processing.
更多查看译文
关键词
activity trigger analysis,power reduction,digital circuit,EDA,coarse grained local clock gating architecture characterization,statistical,formal verification,abstract circuit model,clusterized circuit design,video processing
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络