On-Chip Integration Of Thermoelectric Energy Harvesting In 3d Ics

2015 IEEE International Symposium on Circuits and Systems (ISCAS)(2015)

引用 1|浏览7
暂无评分
摘要
We present a full system integration of a thermoelectric energy harvesting system as an on-chip component into a 3D IC. Our system incorporates a lithographically patterned bi-metallic thin-film thermocouple network with a switched capacitor power converter and a charge buffer capacitor to harvest thermal energy produced by temperature gradients in typical 3D IC structures. Through heat transfer and transistor-level circuit simulations we demonstrate the energy harvesting potential of our system to power a low energy circuit component. Our proposed thin film based harvester does not require package re-design, since it is integrated on-chip using low cost CMOS compatible material. We evaluated integration of our proposed system into a 3D stacking of processor cores and DRAM memory. Even when operating at a conservative thermal bound of 84 degrees C sufficient energy is harvested to continuously sustain a low-power adder for 29,640 cycles of single bit additions or 463 cycles of 64-bit additions with 12usec charging delay. Effectively we can run the adder continuously with less than 0.80% delay between bursts of operations.
更多
查看译文
关键词
on-chip integration,3D IC,thermoelectric energy harvesting system,lithography,bimetallic thin-film thermocouple network,switched capacitor power converter,charge buffer capacitor,thermal energy,temperature gradients,heat transfer,transistor-level circuit simulations,low energy circuit component,package redesign,CMOS compatible material,3D stacking,processor cores,DRAM memory,charging delay,adder,temperature 84 degC,time 12 mus
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要