High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers
mag(2024)
摘要
We develop a custom Bit Error Rate test bench based on Altera's Stratix II GX
transceiver signal integrity development kit, demonstrate it on point-to-point
serial optical link with data rate up to 5 Gbps, and compare it with commercial
stand alone tester. The 8B/10B protocol is implemented and its effects studied.
A variable optical attenuator is inserted in the fibre loop to induce
transmission degradation and to measure receiver sensitivity. We report
comparable receiver sensitivity results using the FPGA based tester and
commercial tester. The results of the FPGA also shows that there are more
one-to-zero bit flips than zero-to-one bit flips at lower error rate. In 8B/10B
coded transmission, there are more word errors than bit flips, and the total
error rate is less than two times that of non-coded transmission. Total error
rate measured complies with simulation results, according to the protocol
setup.
更多查看译文
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要