Predicting the noise floor at the output of a memoryless piecewise-linear nonlinearity driven by a digital delta-sigma modulator
Signals and Systems Conference（2012）
摘要
Digital Delta-Sigma Modulators (DDSMs) are widely used in fractional-N frequency synthesizers. Much design effort is typically expended to smooth and shape the DDSM's output spectrum. This good work can be undone by nonlinearities in the phase-locked loop (PLL) which cause the noise floor resulting from the DDSM to rise, thereby degrading the inband phase noise performance of the system. This paper characterizes the noise floor produced by a memoryless asymmetric piecewise-linear nonlinearity, which typically results from a mismatch between the up and down currents in the charge pump.
更多查看译文
关键词
delta-sigma modulation,frequency synthesizers,phase locked loops,phase noise,DDSM,PLL,charge pump,digital delta-sigma modulator,fractional-N frequency synthesizer,inband phase noise,memoryless asymmetric piecewise-linear nonlinearity,noise floor,nonlinearities,phase-locked loop,Digital delta-sigma modulator,charge pump,current mismatch,frequency synthesizer,phase noise,
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要