A 31ns Random Cycle Vcat-Based 4f(2) Dram With Enhanced Cell Efficiency
Kyoto, Japan(2009)
摘要
This paper reports a functional 4F(2) DRAM based on a vertical-channel-access-transistor (VCAT). A new core design methodology is applied to accommodate 4F(2) cell array, achieving both high performance and small area. The 88Kb DRAM array is fabricated in a 50Mb test chip at 80nm design rule and the measured random cycle time (tRC) and read latency (tRCD) is 31ns and 8ns, respectively. The core array size is reduced by 29% compared to conventional 6F(2) DRAM.
更多查看译文
关键词
4F(2), DRAM and VCAT
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要