A 50–64 Gb/s serializing transmitter with a 4-tap, LC-ladder-filter-based FFE in 65-nm CMOS

CICC(2014)

引用 9|浏览1
暂无评分
摘要
This paper presents a complete 50-64 Gb/s serializing transmitter including a 4-tap equalizer. The serializer is power-optimized by using a direct 4:1 multiplexer (MUX) at the final stage with a novel 4:1 MUX circuit design. In addition, an LC-based FFE structure that eliminates the need of multiple MUXs is proposed. The FFE improves the bandwidth of the delay line and the output combiner by applying the design methodology of LC-ladder filters. By properly arranging the output combiner, the required number of inductors and the area is minimized. Designed and fabricated in 65-nm CMOS technology, the transmitter achieves a maximum data rate of 64.5 Gb/s with an energy efficiency of 3.1 pJ/bit.
更多
查看译文
关键词
four tap equalizer,CMOS integrated circuits,feedforward,multiplexing equipment,size 65 nm,FFE,bit rate 50 Gbit/s to 64 Gbit/s,MUX circuit design,transmitters,ladder filters,CMOS integrated circuit,feed forward equalizer,pulse generators,delay lines,equalisers,serializing transmitter,LC ladder filter,LC circuits,direct multiplexer
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要