A pseudo-2bit 4-GSps flash ADC in 0.18µm CMOS for an IR-UWB communication system

ICUWB), 2010 IEEE International Conference(2010)

引用 2|浏览5
暂无评分
摘要
This paper presents a novel pseudo-2bit 4GS/s flash analog-to-digital converter (ADC) for an OFDM Impulse Radio Ultra Wide Band (IR-UWB) receiver. Comparing to traditional 2bit flash ADC, it saves a comparator and an encoder. In this ADC, all the signals both in the analog part and the digital part are differential and low swing. A serial-to-parallel module is designed to speed down the output data rate and a Low Voltage Differential Signaling (LVDS) interface circuit has been designed to achieve the data rate as high as 500MSps. The core of the proposed ADC dissipates 26mW power from a 1.8V supply while operating at 4GHz. This chip has been fabricated in 0.18μm 1P6M CMOS process.
更多
查看译文
关键词
cmos process,cmos integrated circuits,pseudo-2bit 4gsps flash adc,analogue-digital conversion,ofdm modulation,analog to digital converter,low voltage differential signaling,ultra wideband communication,voltage 1.8 v,size 0.18 mum,ofdm,telecommunication signalling,impulse radio,ultra wideband receiver,power 26 mw,serial-to-parallel module,ir-uwb communication,chip,ultra wide band,communication system
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要