A Synthesis-based Bandwidth Enhancing Technique for CML Buffers/Amplifiers
CICC（2007）
摘要
A synthesis-based bandwidth enhancing technique for current-mode-logic (CML) buffers/amplifiers is presented, which achieves bandwidth-enhancement-ratio (BWER) of 4.84, close to a proven theoretical upper limit of 4.93. By employing a complete step-by-step design methodology, the proposed technique can be applied to any load condition, which is characterized by the ratio between the load capacitance and the output capacitance of the transconductor cell. Several prototype buffer/amplifier circuits are designed using lower order passive networks to save chip area. The test chip is fabricated in a 0.18 mum CMOS process, and measurements show a BWER of 3.8.
更多查看译文
关键词
network synthesis,cmos process,current-mode-logic buffers/amplifier,current-mode logic,size 0.18 mum,buffer circuits,wideband amplifiers,cmos digital integrated circuits,synthesis-based bandwidth enhancing technique,cml buffers/amplifier,chip,design methodology
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要