A full current-mode sense amplifier for low-power SRAM applications

APCCAS(2008)

引用 4|浏览1
暂无评分
摘要
A full current-mode sense amplifier is presented. It extensively utilizes the cross-coupled inverters for both local and global sensing stages, hence achieving ultra low-power and ultra high-speed properties simultaneously. Its sensing delay and power consumption are almost independent of the bit- and data-line capacitances. Extensive pre-layout simulation results based on a 1.8 V/0.18 mum CMOS technology from Chartered Semiconductor Manufacturing Ltd. (CHRT) have verified that the new SA outperforms the best published designs with 64% and 45% speed and power consumption improvements respectively. Furthermore, the new design can operate down to a supply voltage of 1 V. These attributes of the proposed SA make it judiciously appropriate for the use in the contemporary high-complexity systems, which continually crave for low-power and high-speed characteristics.
更多
查看译文
关键词
cmos integrated circuits,current-mode sense amplifier,amplifiers,data-line capacitances,sram chips,cmos technology,bit-line capacitances,low-power sram applications,invertors,current-mode circuits,cross-coupled inverters,complex system,semiconductor manufacturing,sensitivity,sensors
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要